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Abstract. Despite the presence  of s t ruc ture ,  in te rac t ions  between the 
three  views on VLSI design still lead to lengthy i terat ions.  By separat ing  
the h ie rarch ies  for the  respect ive views, the in teract ions  are reduced.  
This separated  h ie rarchy  allows top-down design with funct iona l  
abs t rac t ions  as exempli f ied by an exper imenta l  se l f - t imed CMOS RISC 
computer  design. 
I. Introduction. 
In the years  past,  IC design has  grown away f rom a 
mimicry  of p r in ted-c i rcu i t  board design. In the  PCB 
techno logy  tens  of packaged ICs are mounted  on 
an isolat ing subst ra te  and electr ical ly connected  
by means  of pat te rns  on one or more conduct ing  
layers. The equiva lent  in the sil icon techno logy  is 
the so-cal led "s tandard  cell" concept .  Funct iona l  
cells with a fixed per imeter  are p laced on one 
sil icon subst ra te  and subsequent ly  connected .  
With computer -ass i s tance ,  the  p lacement  of cells is 
based  on wiring area  rest r ic t ions ,  not  on 
funct iona l  in format ion.  As a consequence  
s t ruc tura l  in format ion  gets  lost and t iming 
conf l icts can creep up: 
S t ruc tured  design is called for. But the  simple 
"division of tasks"  is not  enough.  A complex 
prob lem can best  be solved by spl i tt ing it into 
independent  parts ,  solving the par ts  individually 
and finally put  the par ts  together .  In PCB design 
the e lectron ic  par ts  are separate ly  packaged and 
thereby  become a lmost  independent .  ]n VLSI the 
cell not ion is artif icial and does not  provide by 
nature  independence;  hence  more s t ruc ture  in the 
design process  is needed.  
First the  VLSI des ign space is d i scussed in te rms  of 
views and abst rac t ions .  Abst ract ions  lead to 
t iming requ i rements ,  while views are in terpreted  to 
requi re  a "separated  h ie rarchy  ''[1] which can be 
shuff led to opt imise an example  design in a top- 
down fashion.  Then design e lements  are d iscussed 
to accommodate  the need for multi-view self- 
conta ined  entit ies.  Lastly the concepts  are 
i l lust rated by the des ign of a sel f - t imed CMOS 
microprocessor  with RISC arch i tec ture .  
2. Views and abstractions. 
Basically there  are th ree  views on a design: 
behav iour  (what to do), s t ruc ture  (how to do) and 
geometry  (where to do). Each of these  views can  
be represented  by an  externa l  and /or  in terna l  
speci f icat ion.  For ins tance  an externa l  behav iour  
speci f icat ion descr ibes  the funct ion  by a b lack-box 
input /output  logic re lat ion such  as a t ruth - tab le ,  
while on the o ther  hand the interna l  behav iour  
speci f icat ion implies the input /output  re lat ions  by 
means  of a set  of Boolean equat ions.  In tu rn  the 
externa l  view can be fu r ther  detai led into 
per imeter  and termina l  in format ion,  while the 
internal  view is composed of submodels ,  wires and 
their  mutua l  connect ions .  Of these  representat ion  
and/or  ex is tence  must  be noted. 
Views are possible on several  levels of 
abs t rac t ion  [el . On basis  of packaged e lements  one 
can  d iscern  the abst rac t ions  circuit,  logic and 
funct ion.  This also ref lects the histor ical  evolut ion 
of integrat ion.  In the  sil icon techno logy  the 
following abst rac t ions  are more appropr iate .  The 
geometry  view is based on rectangles ,  which can be 
combined to c reate  t rans i s to rs  or even logic gates.  
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Figure 1. Meaning of some design model variables. 
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In s tandard  cell  des ign  the  cell  is in t roduced ,  
wh ich  al lows to hand le  a co l lec t ion  of t rans i s to rs  
as  a s ing le  ent i ty .  For  more  complex  des igns ,  the  
f loorp lan  notes  the  geometr i c  in fo rmat ion  as a 
co l lec t ion  of genera l i sed  b locks .  
A s imi la r  bu i l t -up  can  be seen  in the  s t ruc tura l  
view. On the  lowest  level a re  the  c i rcu i t  and  logic 
d iagrams.  A h igher  level of abs t rac t ion  g ives  the  
mode l ing  by means  of reg is te rs  and  the  datapaths  
in between.  In an  even  more  abst rac t  way one  can  
s ta te  the  s t ruc ture  th rough processes  and  the i r  
communicat ion .  Also the  behav ioura l  view can  
thus  be layered .  Going f rom top to bot tom,  one 
encounters  f i rst  the  sys tem,  then  the  a lgor i thm 
and  f in i te s ta te  mach ine  and  f inal ly the  Boo lean  
express ion .  
There  a re  var ious  ways  to t rave l  th i s  des ign  space .  
In p r inc ipa l  all s ta r t  wi th a behav ioura l  or 
s t ruc tura l  spec i f i ca t ion  on an  arb i t ra ry  level of 
abs t rac t ion .  F i rs t  of all the  bot tom-up  approach  
deta i l s  the  behav iour  o  s t ruc ture  f i rst  and  then  
co l lec ts  the  geometr i ca l  in fo rmat ion  f rom the  
bas ic  rec tang le  up.  It a l lows a very  e f f ic ient  local  
mask  layout ,  but  cou ld  lead  to a very  poor  g loba l  
ef f ic iency.  On the  o ther  hand  the  top -down 
approach  proceeds  f rom behav iour  via s t ruc ture  
to geometry  in a c i rcu la r  fash ion ,  on ly  g radua l ly  
c reat ing  more  detai l .  Th is  al lows a very  good 
g lobal  cont ro l ,  but  lacks  ins ight  in to  the  local  
p rob lems 13] . To combine  the  bas ic  benef i t s  of the  
above  two, the  "des ign  by example"  approach  will 
be in t roduced  here .  
3. Design by example through a separated hierarchy. 
The in t roduct ion  of abs t rac t ion  into  the  "d iv is ion 
of tasks"  approach  to s t ruc tured  des ign  leads  in a 
natura l  way to the  concept  of h ie rarchy .  The 
des ign  space  is imaged by a t ree ,  of wh ich  the  root  
g ives  the  sys tem spec i f i ca t ion .  The sys tem is 
composed  of "compos i te  cel ls"  and  u l t imate ly  of 
" leaf cel ls".  Compos i te  cel ls  a re  composed  of o ther  
cel ls,  leaf ce l ls  a re  not.  The "separated  h ie rarchy"  
res t r i c ts  the  content  of compos i te  cel ls  to on ly  
ca l l s  to o ther  cel ls.  
The h ie rarchy  is a t  leas t  a layered  behav ioura l  
descr ip t ion .  ]t can  be in terpreted  for  s t ruc tura l  
and  geometr i ca l  in fo rmat ion .  In bu i ld ing  the  
layout ,  the  h ie rarchy  can  be t rave led  upwards ,  
p lac ing  cel ls  that  a re  ca l led  in one  compos i te  cell  
in ones  v ic in i ty ,  if not  next  to one  another .  Where 
compos i te  ce l ls  conta in  on ly  cal ls ,  th i s  o rder  of 
combin ing  cel ls  can  be  changed by in terchang ing  
the  content  of compos i te  cei ls.  In o ther  words  an  
exemplary  des ign  can  be entered  as  a separated  
h ie rarchy .  Then  the  compos i te  cel ls  a re  shuf f led  to 
re f lec t  bes t  a p roposed  f loorp lan.  F loorp lan  
in fo rmat ion  is supp l ied  in te rms  of qua l i ty  fac tors .  
Th is  can  be Rent ' s  ru le  or  more  complmated  
schemes ,  such  as  the  "contact  de fec t  ra t io  ''14l . 
Th is  tends  to  c reate  o r thogona l  des igns ,  that  a re  
well f i t ted  to abutment ,  leav ing  la rger  complexes  
to be routed .  Th is  tu rns  the  separated  h ie rarchy  
in to  a " res t r i c ted"  one.  Here in  the  not ion  of 
"modu le  cell" has  been  added to re f lec t  the  
d i f fe rence  between abut ted  and  routed  layout  
ent i t ies [  5] . 
In shuf f l ing  a separated  h ie rarchy ,  a d i s t inc t ion  
must  be made between computat ion  and  
communicat ion  [6] . Cells may  appear  that  have  no  
cont r ibut ion  to the  computat ion  be ing  per fo rmed.  
They  ra ther  re labe l  s igna ls ;  the  mul t ip lexer  is an  
example  of such  a cell. In shuf f l ing  communicat ion  
cel ls  may  come and  go when needed to merge  
computat ion  cel ls  or  to sp l i t  them.  This  is not  in 
conf l i c t  with the  not ion  of the  separated  
h ie rarchy ,  as  these  cel ls  a re  not  rea l ly  par t  of the  
in i t ia l  behav ioura l  descr ip t ion .  
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Figure 2. Topo log ica l  l ayout  of an  ALU before  (a) 
and  a f te r  (b) shuf f l ing.  
An example  is g iven  in fig.2. The behav iour  
spec i f ies  an  e lementary  4-bit  ALU. Or ig inal ly  the  
h ie rarchy  showed two input  reg is te rs ,  one 
accumulator  and  one  output  reg is te r .  These  in 
tu rn  were  based  on la tches ,  hal f  adders  and  car ry  
generators .  Shuf f l ing  changed the  t ree  into  a 
b i twise o rgan isat ion ,  wh ich  was essent ia l l y  eas ie r  
to route  and  consumed accord ing ly  less  a rea .  
4. Functional levels of abstraction. 
The moment  cel ls  a re  p laced  in the  geometry  
domain ,  the  wir ing de lays  become known.  Large 
de lays  may lead to bad  sys tem t iming.  With the  
inc rease  in ch ip  size and  decrease  in min imum 
ch ip  deta i l ,  the  size of an  i sochronous  reg ion  (i.e. 
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the  reg ion  where in  wir ing de lays  can  be neg lec ted  
in compar i son  to gate  de lays)  becomes  smal le r  
than  the  ch ip  and  wires  may c ross  the  boundary .  A 
typ ica l  example  is shown in fig. 3. If reg is te r  A is 
c locked  to output  data  to reg is te r  B, but  the  
c lock l ine  su f fe rs  too much de lay  to reach  reg is te r  
13 in t ime,  data  will never  arr ive.  
F igure  3. T iming prob lem caused  by c lock  skew. 
By even  h ie rarch ica l ly  sp l i t t ing  the  t iming  s igna ls ,  
the  prob lem can  be eased  but  the  use  of a more  
exp l ic i t  t im ing  pro toco l  is advantageous  iv] . Here  a 
funct ion  is] wh ich  is la rge  enough to su f fe r  f rom 
the  above  prob lem is assumed to cons is t  of 
* a communicat ion  par t ,  that  will mon i to r  t iming,  
and  
* a cont ro l  par t ,  that  will s ta r t  and  end  the  
t rans fer  of data  on  
* a data  par t .  
uJsr 
urts  < 
opcode~ 
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F igure  4. Arch i tec ture  of the  funct ion  cell. 
The communicat ion  par t  cons i s ts  of a rece iver  and  
a sender .  The rece iver  uses  a E-wire handshake  for  
a REQ/ACK protoco l  and  s igna ls  the  cont ro l  par t  
wi th a second 2-wire handshake .  The sender  has  a
s imi la r  content .  
The cont ro l  par t  cons i s ts  of a smal l  sequencer  and  
an  ins t ruc t ion  decoder .  The ins t ruc t ion  will se lec t  
the  datapath ,  wh ich  cons is ts  of se l f - t imed logic. 
Af ter  the  datapar t  has  f in i shed  is  operat ion ,  it will 
s igna l  the  cont ro lpar t  o end  the  operat ion .  
Ins ide  these  par ts ,  synchronous  logic may sti l l  be 
app l i cab le .  But  externa l ly  the  communicat ion  
par ts  will give the  funct ion  b lock  an  asynchronous  
out look  by employ ing  e i ther  a handshake  or  a 
data f low protocol ig]  . This  concept  will al low 
funct ions  to be p laced  accord ing  to the  requ i red  
speed  of communicat ion ,  if the  cell  per imeter  can  
be adapted  to the  needs  of the  resu l t ing  f loorp lan.  
5. CMOS logic. 
For  ages ,  complementary  MOS logic has  been  
composed  of a '0' conduct ing  network  of NMOS 
swi tches  together  with a '1' conduct ing  network  of
PMOS swi tches .  Logic funct ion  and  output  
capab i l i ty  were g iven  by the  same set  of devices .  As 
a resu l t ,  the  need  for  la rger  output  dr ive also led 
to la rger  t rans i s to rs  in the  logic funct ion  and  
there fore  to a h igher  load ing  of the  s teer ing  gates .  
Cascode  vo l tage swi tch  (CVS) logic has  been  
proposed  to e l im inate  th i s  p rob lem.  It cons i s ts  of 
an  NMOSTIy logic funct ion  with a smal l  
l oadt rans i s to r  for  supp ly ing  a de fau l t  '1' and  a 
separate  output  buf fer .  These  two inver t ing  gates  
in ser ies  ( logic & buf fer)  led to a non- inver t ing  
overa l l  funct ion ;  hence  expl ic i t  inver ters  a re  
needed.  Path  dr iven  res tor ing  (PDR) logic 
e l im inates  th i s  p rob lem [I°] . It cons i s ts  of a logic 
sw i tch  network ,  where in  P- and  NMOS t rans i s to rs  
can  be f ree ly  mixed  and  a separate  s igna l  level 
res torer  & buffer .  It has  been  shown,  that  PDR 
logic imp lements  gates  with the  leas t  amount  of 
t rans i s to rs  and  is very  well su i ted  to be conf igured  
in any  cell  size. Fig.5 g ives an  example .  
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F igure  5. T rans i s to r  d iagram for the  equat ion  
Z=A+B(/C+D) in FCMOS (a), CVS (b) and 
PDR (c). 
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Self -t imed logic can  be c reated  in basical ly two 
ways: by the in t roduct ion  of an explicit delay, or 
by the use of double-rai l  complet ion coding. The 
la t ter  is the  most  advantageous ,  but  is only su i ted 
for use in con junct ion  with CVS logic. There, very 
a t t rac t ive  Muller C -e lements  can be const ruc ted .  
Control  logic p resents  a separate  problem. Regular  
layout  would requi re  a p rogrammable  logic ar ray  
(PLA). But a PLA is wasteful  in a rea  consumpt ion ,  
cannot  be conf igured into any cell size and does 
not  provide opt imal  sys tem speed. Hence its 
appl icabi l i ty is l imited. The a l ternat ive is random 
logic us ing a s tandard  cell approach.  Here the 
sLate-cell approach  is taken  for the 
s t ra ight fo rward  sequencers  and  PLA's for decoding 
like funct ions.  In the  state-ce l l  approach  [11] the 
sequent ia l  behav iour  of a s ta te  d iagram is real ised 
by so-cal led s ta te  cells and arc cells, connected  
together  in a manner  that  direct ly ref lects  the 
s tate  d iagram specif icat ion. The logic for creat ing 
t rans i t ion  condi t ions  is assumed to be located 
elsewhere.  In the  case of s imple sequencers ,  it is 
advantageous  to find a place inside the s t ruc ture  
for the generat ion  of t rans i t ion  condit ions.  This is 
hand]ed by allowing arc cells to be s teered  not  only 
by ent i re  t rans i t ions ,  but  also by the l i terals in 
t rans i t ion  condit ions.  
6. The ST2microprocessor .  
The ST2 mic roprocessor  is a reduced  redes ign of 
the  Phi l ips8500 mic rocomputer .  Provis ions have 
been made to add se l f - test ing faci l i t ies at a later  
stage. For eva luat ion purposes  the datawidth  has  
been set  to 8 bits  and only 4 on-chip reg is te rs  have 
been provided for. Using the funct ion  cell 
concepts ,  the  mic roprocessor  is built  as shown in 
fig. 6. 
The initial speci f icat ion has  been entered  on 
speci f icat ion sheets .  All files in the MoDR suite of 
CAD tools read f rom and write to these  documents .  
F irst  the separated  h ie rarchy  is shuff led to find 
the best  f ioorplan, which looks as shown in fig. 7. 
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: .  c r co. co: 
datapad a lu  
decoder  a lu  
cont ro lp  colp 
d l t ip id  l/o 
cent ra l  
cont ro l  un i t  
d i t ip id  
Figure 7. F loorplan of the  processor .  
Then the datapath has been composed from hand- 
layout parts, and the PLA and state-cell parts have 
been generated. Then the functions are assembled 
and routed to result in an experimental design 
measuring 9 mm square in a 5urn retrograde twin- 
well CMOS techno logy  (fig. 8). Compared to a 
previous redes ign (also based on the pr inciples of 
sel f - t iming and sel f - test ing)  the overhead is 
reduced  to less than  10%. The par t  is present ly  
offered for product ion.  
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Figure 6. Arch i tec ture  of the  processor .  
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Figure 8. Mask layout  drawing of the  processor .  
7. Discussion.  
A methodo logy  for  the top-down design of 
in tegrated  sys tem has  been in t roduced.  It is based 
on the appl icat ion of the  separated  h ie rarchy  to 
e l iminate lengthy  i terat ions.  Star t ing f rom an 
example  speci f icat ion,  a shuff le on compos i te  cells 
(the so-cal led "B-shuffle") is per fo rmed to find the 
best  match  between the speci f icat ion and the 
ant ic ipated  fioorplan. This a l ready e l iminates  long 
t r ia l -and-er ror  runs .  Then a funct ion  cell concept  
is appl ied to c reate  a sui table env i ronment  to use 
self -t iming. The explo i tat ion of h ierarch ica l  test ing 
concepts  within th is  f ramework is p resent ly  in 
research .  At the bot tom level of abst ract ion ,  novel 
CMOS c ircuit  techn iques  suppor t  the methodology.  
The methodo logy  has  been appl ied in the design of 
an exper imenta l  CMOS microprocessor  with RISC 
arch i tec ture .  The total  mask  design was completed 
in a mat ter  of weeks, a t ime that  was governed by 
the availabil ity of the CAD hardware  and the effort 
to c reate  the speci f icat ion documents .  
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